Some embedded stuff on test driven development in the literature Examine in more detail as part of individual presentation? Speed improvements when we use the C optimizer Rule 1 of assembly code programming Dont use assembly code programming What speed improvements occur when you turn on the C optimizer use Embedded Unit Timing features? Wewill look at the code in detail to understand how the compiler is taking advantage of TigerSHARC processor to get code optimization. Initially we will look at that code and say oh my! Later we can think about comparing the performance of the compilers on different processors.

Author:Faujora Fegis
Language:English (Spanish)
Published (Last):27 March 2006
PDF File Size:11.73 Mb
ePub File Size:9.45 Mb
Price:Free* [*Free Regsitration Required]

Published on Apr 19, Abstract In the past three years several multiple data path and pipelined digital signal processors have been introduced into the marketplace.

This is the first time that all these techniques have been combined in a real time processor. The TigerSHARC DSP is an ultra high-performance static superscalar architecture that is optimized for tele-communications infrastructure and other computationally demanding applications. Large on-chip memory, extremely high internal and external bandwidths and dual compute blocks provide the necessary capabilities to handle a vast array of computationally demanding, large signal processing tasks.

Strictly speaking, the term "DSP" applies to any microprocessor that operates on digitally represented signals. It delivers MFlops 10 to the power 9 floating point operations per second of single precision floating point performance or 3.

It sustains an internal data bandwidth of 7. The TigerSHARC DSP provides leading edge system performance while keeping the highest possible flexibility in software and hardware development - flexibility without compromise.

This concept will allow wireless infrastructure manufacturers to continue adapting to the evolving 3G standards while deploying a highly optimized and effective Node B solution that will realize significant overall cost savings. The ADSP-TSS also provides an unmatched level of both internal and external bandwidth that enable high computation rates and high data rate processing.

Next More Seminar Topics: Are you interested in this topic. Then mail to us immediately to get the full report.


Analog Devices TigerSHARC ADSP-TS201S Specifications

Performance Through this combination, the TigerSHARC Processor gains the unique ability to process 1, 8, 16 and bit fixed-point as well as floating-point data types on a single chip. This proprietary architecture establishes it in a leading position in the critical areas of performance, integration, flexibility and scalability. Optimising throughput, not just clock speed, drives a balanced DSP architecture and with throughput as the metric, the TigerSHARC Processor is the highest performance DSP for communications infrastructure and multiprocessing applications currently available. Native support for 8, 16, and 32 bit data types Flexibility While also providing high system performance it also retains the highest possible flexibility in software and hardware development - flexibility without compromise.


TigerSharc DSP





Related Articles